HY57V561620CLT dram equivalent, 4 banks x 4m x 16bit synchronous dram.
*
*
* Single 3.3±0.3V power supply All device pins are compatible with LVTTL interface JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin pitch (Leaded Pac.
which require large memory density and high bandwidth. HY57V561620C(L)T(P) Series is organized as 4banks of 4,194,304x16.
Image gallery
Download